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I.   Abstract
This paper has been written t o
announce the design of a CMOS charge
to voltage amplifier and it’s integration
within an analog memory. Together
they provide the necessary front e n d
electronics for the CMS electromagnetic
calorimeter (ECAL) preshower detector
system in the LHC experiment foreseen
at the CERN particle physics laboratory.
The design and measurements of t h e
amplifier realised in a 1.5 m m  bulk CMOS
process as a 16  channel prototype chip
are presented. Results show the m e a n
gain and peaking time of <peak_voltage> =
1.74mV/mip,  <peak_time> = 18ns  w i th
channel to channel variations; s (peak_voltage)
= 8%  and  s (peak_time) = 6.5%. The dynamic
range is shown to be linear ove r
400mips  with an integral non l inearity
(INL)=0.05mV as expressed in terms of
sigma from the mean gain over t h e
400mip  range. The measured noise of
the amplifier was ENC=1800+41e/pF
with a power consumption of
2.4mW/channel . The amplifier can
support extreme levels of leakage
current. The gain remains constant for
up to 200 m A  of leakage current.
The integration of this amplifier
within a 32  channel, 128  cell analog
memory chip “DYNLDR” is t h e n
demonstrated. The DYNLDR offers
sampling at 40MHz with a storage t ime
of up to 3.2 m s. It provides continuous
Write/Read access with no dead time.
Triggered data is protected within t h e
memory until requested for readout
which is performed at 2.5MHz. The
memory is designed to have a s teerable
dc level enabling maximum dynamic
range performance. Measurements of
the DYNLDR  are presented confirming t h e
original amplifier performance. The
memory itself has a very low pedesta l
non uniformity ( s (ped)) of 0 .9mV  and a
gain of 10mV/mip .
iII. Introduction
The preshower detector consists of
two planes of silicon detectors and si ts
respectively after 2  and 3  X0 of lead
before the ECAL endcaps. It consists of
176000 60x2mm 2 silicon strips which
present an input capacitance p e r
electronic channel of 40pF. The f ine
granularity of the preshower detector
improves the separation of single
photon electromagnetic showers f rom
those induced by two close photons
produced in the decay of a neutral pion.
The measurement of the charge
released in the silicon is used t o
2measure the shower barycenter and t o
correct for the energy deposited in t h e
lead radiator.  It can also be used t o
improve electron-pion separation. The
charge produced by 300 m m  thick silicon
detectors can be from 4fC to 1600fC
corresponding to 1  to 400  min imum
ionising particles (mip) .
The FCICON has been designed to ac t
as the front end interface to t h e
preshower detectors. It   produces a
charge to voltage conversion with l inear
characteristics from 4fC to 1600fC, it i s
robust against leakage current a n d
operates with  a large capacitive loading
on the input. The amplifier is a
symmetric ICON (current conveyer)
structure with a folded cascode s tage
offering very low input impedance a n d
high output impedance. This enables t h e
amplifier to be directly connected to t h e
detector reducing considerably cross
coupling problems between detectors.
The amplifier has a leakage cur ren t
compensation system which enables t h e
amplifier to work perfectly with m a n y
tens of micro amperes of dark cur ren t
produced by the detectors.
III. The FCICON design
The FCICON shown in Figure 1, is
based on the current conveyer principle
[1]. It is a symmetric structure w i th
common gate input transistors Mni a n d
Mpi offering a very low impedance a t
the input node. The signal then passes
symmetrically through the cascode
transistors Mnc and Mpc before being
transferred to two output branches
through current mirrors Mp2 and Mn2.
Transistors Mp1 and Mn1 are t h e
current sources controlling  I total and t h e
cascode transistors are biased in such a
way as to control Ib m . The two inpu t
transistors therefore receive a d c
current of Itotal - Ib m .  Transistors Mn3,4
and Mp3,4 are the current sources for
the output branches each having d c
current Ib m .
Figure 1, The FCICON
In the frequency region of in teres t
the noise in the amplifier is dominated
by thermal white noise as opposed t o
1/f noise. In order to optimise for
thermal noise behaviour the inpu t
transistors have been sized such that Ci
/ Cdet = 1 / 3  [2][3] defining an inpu t
capacitance of 13pF. With 200 m A  of
drain current the transistors a r e
working in strong inversion with the i r
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where  n is the weak inversion slope, m  is
mobility, Cox  the capacitance of t h e
silicon dioxide under the gate, W t h e
3transistor channel width and L  t h e
transistor channel length.
The small signal model of the circuit
is shown below in Figure 2.
Figure 2 FCICON small signal
m o d e l
The common gate structure of t h e
input devices together with their large
W / L  ratios offers  a very low inpu t
impedance  in the region of 124 W  a s
given by (2) . This together with Ci (3 )
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C Cgs Cgsi ni pi= +  (3)
In contrast the output impedance




gds  +  gdso p 3 n 3
= (4)
Where gds  is the drain to source
conductance. The load impedance t h e n



























Noise analysis has been done on o rde r
to show the equivalent noise charge
(ENC) [5] in terms of equivalent ser ies
(en2s) (6) and parallel (in2p) (7) noise
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Where k  is the Boltsman  factor, T
the temperature and G   the technology
dependant excess noise coefficient.
The series component of the ENC  i s
dominated by the channel thermal noise












Where tm  is the rise time after a n
external filter which sets a sampling
window of 25ns .
The parallel component is shown












IV. The LDR amplifier chip.
4The LDR amplifier chip consists of 1 6
identical channels, each one as shown i n
Figure 3.
Figure 3 LDR amplifier channel
One output from the FC_ICON is fed t o
a leakage current compensation un i t
and it’s output is then connected to t h e
FC_ICON input. This enables a d c
connection directly to the detector since
any leakage current from the detector
causes a small change in the ou tpu t
voltage level. This is sensed by t h e
leakage current compensation unit a n d
the leakage current is then diverted into
the feedback device. Extremely low
frequency behaviour of the feedback
amplifier means that the signal cu r ren t
remains unaffected.
The second output from the FC_ICON
is connected to a physical resistance t o
ground. The value of the terminat ing
resistance has been chosen such that the
integrating node at the output is
completely suppressed and the voltage
pulse shape follows directly the form of
the detector current pulse. The gain is
then determined using equation (5)
with the terminating resistance (RL ) i n
parallel with Ro. This voltage pulse is
then transferred off the chip by t h e
voltage buffer.
V.  LDR_amp Measured Results
The amplifier was biased with  I total =
250 m A, I b m  = 50 m A  and a 6V power
supply. The overall power consumption
was 2.4mW  per channel.
The signal response to a 4fC i npu t
signal is shown in Figure 4. This is
equivalent to the charge produced w h e n
1 mip passes through 300 m m  of silicon.
Figure 4 Signal response to 1 mip
The peak of the pulse is reached
after18ns whilst the tail t akes
approximately 75ns  to clear completely.
The value of the voltage gain is
1 .8mV/mip .
The signal response is linear from -
800fC to 800fC (400mips)  of i npu t
charge and is shown in Figure 5. It h a s
an  integral non linearity (INL) of
0.05mV as expressed in terms of sigma














The robustness to leakage current is
shown in Figure 6 which shows t h e
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Figure 6 Signal response against
leakage current
There is no apparent deteriation i n
signal response up to a value of 200 m A   of
detector leakage current with less than 5% loss after
1mA. The dc output level remains
constant up to 1 m A  with a noise
increase of  approximately 1e/ m A .
The  leakage current expected for 1.2cm2 silicon
strips is 25m A after 10Mrads(Si) of irradiation.
The noise behaviour is shown in Figure 7 . The
series noise can be seen to be                         41e/pF,
(1.04nV(Hz)-1/2).
The parallel noise is 1800e if one assumes a linear fit
to the measured data and approximately 8pF of load
capacitance due to bonding, packaging and parasitic
board capacitance on the inputs.
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Figure 7 Measured Noise of the
FCICON
The standard deviation of t h e
measured values across the 16 channels
of the chip was       s (peak_voltage) = 8%  a n d
s (peak_time) = 6.5%.
VI.  The DYNL D R
The DYNLDR is a large dynamic range
analog memory based on t h e
architecture of the DYN1 analog memory
chip [7]. The block diagram of the chip is
shown in  Figure 8
Figure 8 DYN_LDR architecture
It is capable of sampling 32 channels
of sensor analog data at the full LHC
6bunch crossing frequency of 40MHz.
100% of the data is stored for a
minimum of 3.2 m s and triggered d a t a
can be stored for an indefinite t ime
awaiting readout. Readout is per formed
at the lower frequency of 2.5MHz a n d
takes the form of an analog stream of
32  multiplexed channels from a
triggered time slot. The operation is
continuous Write/Read and triggers
with no dead time.
The chip (photograph in Figure 9) h a s
a total area of 55mm2 .
Figure 9 DYNL D R photograph
The analog signal path through t h e
memory is shown in Figure 10.
Figure 10 DYN_LDR analog s i g n a l
p a t h
A single channel consists of a FCICON
preamp with a leakage cur ren t
compensation feedback amplifier. The
current produced is then integrated
directly onto a memory capacitor by t h e
Write amplifier. The Write amplifier
itself  is designed to serve both as a n
integrator and to control the dc level
into the memory in order to obtain t h e
maximum dynamic range. The dynamic
range is determined by the vir tual
impedance looking into the switched
capacitor memory which forms RL for
the FCICON and the linear sampling
range of the switched capacitor matrix.
The virtual impedance is a function of
the capacitor value and switching
frequency whilst the usable range is
from the minimum V ref setting of t h e
Write amplifier up to the power rai l
minus the threshold voltage of t h e
n_type switch transistors. The Read
cycle samples the triggered capacitors
and the voltage is then multiplexed a n d
buffered out.
A data acquisition system digitises
the analog data at 2.5MHz and also
controls the latency of the trigger. I n
this way the memory can be scanned t o
produce a map of systematic offsets i n
the array . Part of this map is shown i n
Figure 11.
7Figure 11 Pedestal variation in one
c h a n n e l .
The top trace shows the pedesta l
values of 128 cells in one channel a s
sampled by the ADC. There are peaks a t
the edge of the memory where there is
a break in the symmetry of t h e
structure. A variation in the processing
at this point could play a part as could a
change in dynamic parasitic pickup. The
bottom trace shows the distribution of
the samples. The s ped is  0.9mV. These
measurements have been per formed
without the use of common m o d e
baseline subtraction.
The dynamic range is shown in
Figure 12. It  shows a gain  of
9.7mV/mip with an INL of 0.37mV














Figure 12 DYN_LDR dynamic range
VI I .  S u m m a r y
The design and measurements of a
large dynamic range amplifier and it’s
integration into an analog memory h a v e
been presented. The design is optimised
for performance with a 40pF detector
such as is foreseen for the CMS
preshower development. The
performance of the chip is compatible
with the specifications for a linear f ront
end system for the CMS ECAL
preshower detector.   The main resul ts
are condensed in Tables 1 and 2.
L D R _ a m p
L i n e a r i t y 400mips
Integral Non Linearity  (INL) 0.05mV
Level of input leakage current





8D Y N _ L D R
s ped 0.9mV
Signal gain 9 .7mV/mip
Linearity and INL 400mips
(INL 0.37mV)
Table 2
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